post

(redirected from BIST)
Also found in: Dictionary, Thesaurus, Medical, Financial, Acronyms, Encyclopedia.

post

v. 1) to place a notice on the entrance or a prominent place on real property, such as a notice to quit (leave), pay rent, or a notice of intent to conduct a sheriff's sale, which requires mailing of a copy to the occupant to complete service of the notice. 2) to place a legal notice on a designated public place at the courthouse. 3) a commercial term for recording a payment. 4) to mail.

post

noun appointment, berth, billet, business, career, charge, commission, department, field, function, incumbency, job, line, locus, means of livelihood, munus, occupation, office, place, position, pursuit, service, situation, station, task, vocation, work

post

verb advertise, announce publicly, bestow, call public attention to, circulate, communicate, convey, deliver, dispose of, distribute, give away, give forth, give out, give public notice of, impart, issue, issue a statement, make known, make public, offer to the public, pay, present, print, proclaim, publish, put up a sign, report, spread, spread abroad
Associated concepts: post a notice, post bail
See also: annunciate, appointment, bond, book, calling, career, communicate, convey, deposit, dispatch, employment, enter, induct, inform, inscribe, issue, itemize, location, notify, occupation, office, organ, pawn, pledge, position, publish, pursuit, record, register, role, seat, send, set down, situation, stand, standpoint, title, trade, work

POST. After. When two or more alienations or descents have taken place between an original intruder ant or defendant in a writ of entry, the writ is said to be in the post, because it states that the tenant had not entry unless after the ouster of the original intruder. 3 Bl. Com. 182. See Entry, limit of.

References in periodicals archive ?
This is achieved by deploying EDT and LBIST test points in a hybrid manner which work synergistically in designs where on-chip sequential test compression is integrated with logic BIST infrastructure.
On the other hand, if the CBRT chooses to provide less liquidity than what is requested by the banks through 1-week and 1-month repo auctions, this situation leads to a positive net liquidity deficit and therefore should increase the BIST spread.
When a convoy returns, a COIST or BIST member should debrief all convoy members, focusing on route trafficability, local national reaction to the presence of U.
Boundary scan test vectors can be embedded on the PEC for reuse as part of BIST.
In contrast, during online testing, the memory BIST controller tests the memory using a series of short sequences of transactions, often referred to as bursts.
BIST approaches are good solutions for speed-related problems for a couple of reasons.
ON Semiconductor is committed to utilizing best-in-class ATPG and BIST technologies for product development," said Peter Zdebel, senior vice president and CTO at ON Semiconductor.
The BIST 100 was the loser of the sixth-month period as well, sustaining a loss of 11.
With parallel operations of multiple embedded instruments, an embedded logic BIST engine for chip test might be operated simultaneously with a voltage monitor intended for yield analysis, for example.
The solution not only allows early and faster validation at RTL, but also allows timing optimization of the complete RTL with memory BIST where area impact is known early," said Frederic Grandvaux, Memory Test Solutions manager within Central CAD & Design Solutions, STMicroelectronics.
Turhan said that the deal would provide the BIST with the technology to become a regional platform for other exchanges and facilitate trading.
Babacan said it would be a win-win situation if BIST and Nasdaq had closer relations, noting that the shares of 28 Turkish companies were traded on the Nasdaq.